

FIG 2

1/7






FIG 3











FIG 7 40 56 62 50 VC DataSwitch Buffer & VP Rate VC switch Server VP switch VP switch Output stage Input stage VC switch 64 42 60 46 44

FIG8






FIG 10





FIG 10A



_

FIG 11

